|
Modelling and analysis of the effect of stacking chips with TSVs in 3D IC package encapsulation process |
|---|---|
| รหัสดีโอไอ | |
| Creator | 1. Chu Yee Khor 2. Mohd Zulkifly Abdullah |
| Title | Modelling and analysis of the effect of stacking chips with TSVs in 3D IC package encapsulation process |
| Publisher | Maejo University |
| Publication Year | 2555 |
| Journal Title | Maejo International Journal of Science and Technology |
| Journal Vol. | 6 |
| Journal No. | 2 |
| Page no. | 159 |
| Keyword | 3D IC integration,through-silicon vias (TSVs),stacking chips,fluid-structure interaction,finite volume,finite element |
| ISSN | 1905-7873 |
| Abstract | This paper presents the modelling and analysis of the encapsulation process for three-dimensional (3D) stacking-chip package with through-silicon via (TSV) integration. The fluid-structure interaction of the 3D stacking-chip package encapsulation was modelled by finite volume and finite element codes, which were solved separately. The effect of the increase in the number of stacking chips was analysed. The visualization of the 3D stacking-chip package encapsulation process was presented at different filling times. The void formation around the stacking chips was identified for each case. The displacement and von Mises stress for the copper through-silicon vias were determined. The use of designed inlet-outlet heights in the integrated circuit package maintained the filling time of the encapsulation process and reduced the void of the packages as the number of stacking chips increased. The encapsulation model facilitated a clear visualisation and enhanced fundamental understanding of the design of a 3D integrated circuit encapsulation. The proposed analysis is expected to be a reference and guide in the design and improvement of 3D integration packages. |
