

CONTENTS

	Pages
Thai Abstract.....	I
English Abstract.....	III
Acknowledgements.....	V
Contents.....	VI
Table contents.....	IX
Figure contents.....	X
Chapter 1 Introduction.....	1
1.1 Introduction.....	1
1.2 Purpose and objective of the study.....	3
1.3 Theory or idea used in the research.....	4
1.4 Dissertation Overview.....	4
Chapter 2 Active circuit elements.....	6
2.1 Current-mirror.....	6
2.1.1 Circuit Description.....	6
2.2 CMOS current squarer circuit.....	14
2.2.1 Circuit Description.....	19
2.3 A balanced CMOS OTA.....	21
2.3.1 Circuit Descriptions of a balanced CMOS OTA.....	24
Chapter 3 CMOS Based True RMS-to-DC Converter.....	28
3.1. Introduction.....	28
3.2 The existed RMS-to-DC converters.....	30
3.3 The proposed CMOS based true RMS-to-DC converter.....	31
3.3.1 Circuit descriptions of the true RMS-to-DC converter.....	32
3.3.2 Circuit Performance.....	35
3.3.2.1 Operating range.....	35
3.3.2.2 Conversion Errors.....	37
3.3.2.3 Frequency response.....	40
3.3.2.4 DC and ripple errors.....	42
3.4 Simulation and Experimental results.....	43

CONTENTS (cont.)

	Pages
Appendix C.....	106
Appendix D.....	111
Publications of the thesis	113
About the author.....	157

TABLE CONTENTS

Table	Pages
2.1 Characteristics summary of the basic current mirror and cascode current mirror.....	14
3.1 The relation between the bias current (I_b) and the input current (I_{in}).....	37
3.2 The aspect ratios of the transistors in Fig.3.1.....	43
3.3 Performance of the RMS-to-DC converter design based on CMOS complementary CD4007.....	52
3.4 Performance of the RMS-to-DC converter design based on 0.5 μ m CMOS AMIS technology.....	58
3.5 Summary of RMS-to-DC converter characteristics.....	58
3.6 The performance of commercial RMS-to-DC converters and the propose RMS to DC converter.....	60
3.7 The performance of the other RMS-to-DC converters and the proposed RMS to DC converter.....	61
4.1 The performance of the proposed linearly controllable transconductances and the propose EOTA.....	89

FIGURE CONTENTS

Fig.	Pages
2.1 Current-Mirror block diagram referenced to (a) ground and (b) the positive supply.....	6
2.2 Simple MOS current mirrors (a) NMOS current mirror (b) PMOS current mirror.....	8
2.3 Small signal equivalent circuit of NMOS current mirror in Fig. 2.2.....	10
2.4 A simple four transistor cascode current mirror.....	12
2.5 Small signal equivalent circuit of cascode current mirror in Fig. 2.4.....	13
2.6 Squarer circuit [2.3].....	15
2.7 Squarer circuit proposed by O.A. Seriki and R.W. Newcomb [2.11].....	17
2.8 CMOS current squarer circuit.....	19
2.9 Ideal model of the operational transconductance amplifier (OTA).....	22
2.10 A simple CMOS OTA.....	23
2.11 Schematic diagram of a balanced CMOS OTA.....	24
2.12 Schematic diagram of the fully differential CMOS OTA.....	26
2.13 Small signal model of a balanced CMOS OTA.....	27
3.1 Block diagram representation of the proposed true RMS-to-DC converter.....	31
3.2 The proposed true RMS-to-DC converter.....	32
3.3 The operation of the proposed true RMS-to-DC converter.....	44
3.4 The experiment of the RMS-to-DC converter on a prototype board.....	44
3.5 Experimental results for the input signals: (a) sinusoidal; (b) triangular; and (c) square wave. (Vertical scale: 0.5V/div. Horizontal scale: 0.5ms/div).....	46
3.6 Experimental results of I_{RMS} with $I_{in}=1mA$	47
3.7 The I_{RMS} that simulated for 3 difference values of the capacitor C_{AV}	49
3.8 Settling time versus input current (I_{in}).....	49
3.9 DC transfer curves of the rms-to-dc converter circuit.....	50
3.10 High-frequency responses due to the variation of I_{in}	51
3.11 Simulation results for the additional error versus crest factor.....	53
3.12 The True RMS-to-DC Converter: (a) The layout and (b) Microphotograph.....	54
3.13 True RMS-to-DC converter measurement setup.....	55

FIGURE CONTENTS

Fig.	Pages
3.14 Experimental results for the input signals: (a) sinusoidal; (b) triangular; (c) square wave; (Vertical scale: 0.5V/div. Horizontal scale: 5us/div) and (d) sinusoidal. (Vertical scale: 0.5V/div. Horizontal scale: 200ns/div).....	56
4.1 A linear transconductor circuit [70].....	65
4.2 Linear Transconductor circuit based on cross-coupled technique [72].....	66
4.3 The proposed electronically and linearly tunable CMOS OTA.....	68
4.4 The electronically and linearly tunable CMOS OTA.....	73
(a) building block diagram	
(b) small signal equivalent circuit	
4.5 The current-mode multiplier circuit using the proposed EOTA.....	76
4.6 A linearly voltage-controlled current amplifier.....	77
4.7 Schematic diagram of the current amplifier with DC gain compensated.....	78
4.8 A linearly current-controlled tunable current amplifier.....	79
4.9 DC transfer characteristics of the EOTA.....	82
4.10 Conversion error of i_{out} versus V_{in} of the EOTA.....	82
4.11 Linear transconductance tunable range.....	83
4.12 Conversion error of g_{mT} versus I_{BE} of the EOTA.....	83
4.13 Simulated transient response for the multiplier circuit.....	84
4.14 Simulated DC transfer characteristic of the multiplier.....	84
4.15 The current transfer characteristic of the voltage controlled current amplifier.....	86
4.16 Conversion error of i_{out} versus i_{in} of voltage controlled current amplifier.....	86
4.17 The performance of gain controllability of the voltage controlled current amplifier.....	87
4.18 Conversion error of A_i versus V_c of voltage controlled current amplifier.....	87
4.19 The gain controllability of the linearly current-controlled current amplifier.....	88
4.20 Conversion error of A_c versus I_x of the linearly current-controlled current amplifier.....	88