

<b>Thesis Title</b>	On the Design of Low-Voltage, Voltage Mode Minimum and Maximum Circuit with Threshold Voltage Cancellation in CMOS Technology
<b>Student</b>	Mr. Surachai Chunchay
<b>Student ID.</b>	47061055
<b>Degree</b>	Master of Engineering
<b>Program</b>	Telecommunication Engineering
<b>Year</b>	2007
<b>Thesis Advisor</b>	Assoc.Prof.Dr. Kobchai Dejhan

### **ABSTRACT**

This thesis proposes on the design of low-voltage, voltage mode minimum and maximum circuit. The proposed circuit is realized by sub-circuits such as voltage level-shifter and shunt feedback buffer circuits. This achieved circuit has a simple scheme with minimum components at  $\pm 1.5$ Volts power supply, input dynamic range of  $\pm 600$ mV is achieved. Performance including the DC-characteristic, high-frequency response are carried out by PSpice.