

Thesis Title	On the Design of Low-Voltage, Voltage Mode Minimum and Maximum Circuit with Threshold Voltage Cancellation in CMOS Technology
Student	Mr. Surachai Chunchay
Student ID.	47061055
Degree	Master of Engineering
Program	Telecommunication Engineering
Year	2007
Thesis Advisor	Assoc.Prof.Dr. Kobchai Dejhan

ABSTRACT

This thesis proposes on the design of low-voltage, voltage mode minimum and maximum circuit. The proposed circuit is realized by sub-circuits such as voltage level-shifter and shunt feedback buffer circuits. This achieved circuit has a simple scheme with minimum components at ± 1.5 Volts power supply, input dynamic range of ± 600 mV is achieved. Performance including the DC-characteristic, high-frequency response are carried out by PSpice.