

เอกสารอ้างอิง

1. Xilinx Inc., "*Virtex-II proDevelopment System: Data Sheet*". 2009.
2. J D. J. C. MacKay and R. M. Neal, "Near Shannon limit performance of low-density parity check codes," *Electron. Lett.*, vol. 32, p. 1645, 1996.
3. Draft STANDARD for Information Technology – Telecommunications and information exchange between systems - Local and metropolitan area networks - Specific requirements-, IEEE P802.11n./D3.00, Sept. 2007.
4. Xin-Yu Shih, Cheng-Zhou Zhan, Cheng-Hung Lin, and An-Yeu (Andy) Wu, "An 8.29 mm² 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 μ m CMOS Process," *IEEE Journal of Solid-State Circuits*, vol. 43, no. 3, March 2008.
5. M. Karkooti, P. Radosavljevic, and J. R. Cavallaro, "Configurable LDPC Decoder Architectures for Regular and Irregular Codes," *J. Signal Processing Systems*, vol. 53, pp. 73-88, October 2008.
6. Hiroyuki SHIMAJIRI, Akifumi HAYASHI and Takeo YOSHIDA, "RTL design of LDPC decoder for IEEE802.11n WLAN," *ISCIT 2009. 9th International Symposium on Communications and Information Technology*, 2009, Sep. 2009, pp. 302-307.

ภาคผนวก

ดัชนี



	A		M
Analog information, 31		Memory Unit, 41	
approximation, 25		Min-Sum Algorithm, 25	
	C	Modified Min-Sum Algorithm, 28	
Carry Propagate Adder, 30			N
Carry save adder, 30		Noise, 7	
closure, 9			O
CNUs Unit, 37		OutputBuffer Unit, 40	
Control Unit, 42			P
Convolution code, 7			
	D		R
Decision, 46		parity-check matrix, 11	
de-permutation, 36		permutation, 36	
Digital information, 31			
	E		S
Encoder, 6		Regular LDPC codes, 14	
	F	reorder parity check matrix, 29	
Forward error correction, 1		RTL, 36	
FPGA, 42			
	G	scaling factor, 28	
generator matrix, 9		soft iterative decoding, 18	
	H	Sum-Product Algorithm, 20	
Hamming bound, 12			T
Hamming weight, 13		Tanner, 19	
	I		V
Input Buffer Unit, 40		VNUs Unit, 38	
Irregular LDPC codes, 16			X
iteration, 35		Xilinx, 48	
	L	XOR, 38	
Linear block code, 7			ก
linear property, 8			
Log Likelihood Ratios, 22		คำช้ินโดรม, 11	

