

บรรณานุกรม

- A. Czerwinski, E. Simoen, C. Claeys, K. Klima, D. Tomaszewski, J. Gibki, and J. Katcki. "Optimized diode analysis of electrical silicon substrate properties." **J. Electrochem. Soc.**, Vol.145(6), pp.2107-2112, 1998.
- A. Poyai, C. Claeys and E. Simoen, "Improved extraction of carrier concentration and depletion width from capacitance-voltage characteristics of silicon n+-p-well junction diodes" **Appl. Phys. Lett.**, Vol. 80(7), pp. 1192-1194, 2002.
- B, Yu, H, Wang, A, Joshi, Q, Xiang, E, Ibok, and M.R. Lin. "15nm gate length planar CMOS transistor." **IEDM Tech. Digest.** pp.937-939, 2001.
- C. Claeys, A. Poyai, E. Simoen, A. Czerwinski, and J. Katcki. "p-n junction diagnostics to determine surface and bulk generation/recombination properties of silicon substrate." **J. Electrochem. Soc.**, Vol.146(3), pp.1151-1157, 1999.
- C. Claeys, E. Simoen, A. Poyai, and A. Czerwinski, "Electrical Quality Assessment of Epitaxial Wafers Based on p-n Junction Diagnostics." **J. Electrochem. Soc.**, Vol. 146(9), pp.3429-3434, 1999.
- D.V. Lang. "Deep-level transient spectroscopy: A new method to characterize traps in semiconductors." **J. Appl. Phys.**, Vol. 45 (1974) 3023.
- D.V. Lang. "**Method for Measuring Traps in Semiconductors.**" US Patent 3,859,595. 1975.
- Dennard R.H.et al. "Design of ion-implanted MOSFETs with very small physical dimensions." **IEEE J. Solid-State Circ.** Vol.9., pp.256, 1974.
- Dewitt G. O. **Modern MOS Technology: Process, Devices, and Design.** The United States of America. McGraw-Hill, Inc. 1984.
- Eugene R. Hnatek, **Integrated Circuit Quality and Reliability.** Marcel Dekker Inc, New York, 1995.
- H. Kubota, H. Nagano, J. Sugamoto, H. Matsushita, M. Momose, S. Nitta, S. Samata, and N. Tsuchiya. "Use of diode diagnostics for silicon wafer quality characterization: Effect of COP on pn junction leakage." In: **Proc. Of High Purity Silicon VI**, Eds C.L. Claeys, P. Rai-Choudhury, M. Watanabe, P. Stallhofer, and H.J. Dawson, PV2000-17, **The Electrochem, Soc.**, Pennington, NJ. Pp. 634-645, 2000.
- H. Ryssel and I. Ruge. "**Ion Implantation.**" John Wiley & Sons, New York, 1986.
- H.C.H. Wang, C.C. Wang, C.S. Chang, T. Wang, P.B. Griffin, and C.H. Diaz. "Interface induced uphill diffusion of boron: an effective approach for ultrashallow junction." **IEEE Electron Device Lett.**, Vol. 22(2), pp. 65-67, 2001.
- I.H. Nam, J.S. Sim, S.I. Hong, B.G. Park, J.D. Lee, S.W. Lee, M.S. Kang, Y.W. Kim, K.P. Suh, and W.S. Lee. "Ultrathin gate oxide grown on nitrogen-implanted silicon for deep

- submicron CMOS transistors.” **IEEE Trans. Electron Devices**, Vol.48(12), pp.2310-2316, 2001.
- J.W. Slotboom, M.J.J. Theunissen, and A.J.R. DeKock. “Impact of silicon substrates on leakage current.” **IEEE Electron Device Lett.**, Vol. EDL-4(11), pp. 403-406, 1983.
- K.K. Bourdelle, Y. Chen, R.A. Ashton, L.M. Rubin, A. Agarwal, and W.A. Morris. “Evaluation of high doses, high energy boron implantation into Cz substrates for epi-replacement in CMOS technology.” **IEEE Trans. Electron Devices**, Vol. 48(9), pp. 2043-2049, 2001.
- Mark Burns and Gordon W. Roberts, **An Introduction to Mixed-Signal IC Test and Measurement**. Oxford University Press, New York, 2001.
- Mauro Zambuto. **Semiconductor Devices**. International Edition. Singapore. McGraw-Hill, Inc. 1989.
- Moore G.E. “Cramming more Components onto Integrated Circuits.” **Electronics**, 38 (8) (April 19, 1965); reproduced in Proc. IEEE, 86, 82 (1998).
- R. Winkler. “On the influence of the interstitial oxygen on DRAM device yield and reliability.” In: Proc. Of High Purity Silicon VI, Eds C.L. Claeys, P. Rai-Choudhury, M. Watanabe, P. Stallhofer, and H.J. Dawson, PV2000-17, **The Electrochem, Soc.**, Pennington, NJ. pp. 634-645, 2000.
- Rebert R Schller. "Moore's Law : Past, Present, and Future." **IEEE Spectrum**, June 1997, Vol 34 No 6 pp.53-59.
- S.M. Sze., **Physics of Semiconductor Devices**. Wiley, New York. 1981.
- Schroder D.K. **Semiconductor Materials and Device Characterization**. John Wiley & Sons, New York, 1990.
- Schroder, D.K. “The concept of generation lifetime in semiconductors.” **IEEE Trans. Electro. Dev.** ED-29:1336-1338 (1982).
- Semiconductor Industry Association (SIA), “**The National Technology Roadmap for Semiconductor**”, San Jose, CA, 2001, [Online]. Available : <http://public.itrs.net/>
- Semiconductor Industry Association. “**The International Technology Roadmap for Semiconductors.**” 2009 Edition.
- Shockley, W. and Read, W.T. “Statistics of the recombination of holes and electrons.” **Phys, Rev.**, 87:835-842 (1952); Hall, R.N., Electron-hole recombination in germanium. **Phys, Rev.**, 87:387 (1952).
- Weera Phengchan, Toempong Phetchakul, Amporn Poyai, “Local Generation and Recombination Lifetime based on Forward Diode Characteristics Diagnostics”, **Journal of Crystal Growth**, Vols.362, 1 January 2013, pp.300-303.
- Weera Phengchan, Toempong Phetchakul, Amporn Poyai, “Implantation-Induced Defects Analysis based on Activation Energy Diagnostics”, **Proceeding of the IEEE 12th International Symposium on Integrated Circuit** 2009, pp.518-521.

- W. Scot Ruska. **Microelectronics Processing : An Introduction to the Manufacture of Integrated Circuits.** International Edition. Singapore. McGraw-Hill, Inc. 1988.
- W.C. O'Mara, R.B. Herring, and L.P. Hunt., **Handbook of semiconductor silicon technology.** Noyes Publications, New Jersey, 1990.
- W.R. Runyan and K.E. Bean. **Semiconductor Integrated Circuit Processing Technology.** The United States of America. Addison-Wesley Publishing Company, Inc. 1990.
- Wolf. S. and Tauber. R.N. **Silicon Processing for The VLSI Era, Volume 1 : Process Technology.** The United States of America. Lattice Press. 1986.
- Y. Tamai, M.M. Oka, A. Nakada and T. Ohmi. "influence of substrate dopant concentration on electrical properties and residual defects in pn junction formed by low-temperature post-implantation annealing." **J. Appl. Phys.**, Vol. 87(7), pp. 3488-3496, 2000.