


ภาคผนวก

รายละเอียดอุปกรณ์ที่ใช้ในวงจร

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements




$V_{DSS} = 500V$
$R_{DS(on)} = 0.27\Omega$
$I_D = 20A$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	20	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10 V$	13	
I_{DM}	Pulsed Drain Current ①	80	
$P_D @ T_C = 25^\circ C$	Power Dissipation	280	W
	Linear Derating Factor	2.2	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulse Avalanche Energy ②	960	mJ
I_{AR}	Avalanche Current ①	20	A
E_{AR}	Repetitive Avalanche Energy ①	28	mJ
dv/dt	Peak Diode Recovery dv/dt ③	3.5	V/ns
T_J	Operating Junction and Storage Temperature Range	-55 to +150	
T_{STG}			
	Mounting Torque, 6-32 or M3 screw	10 lbf·in (1.1 N·m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	—	0.45	°C/W
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface	—	0.24	—	
$R_{\theta JA}$	Junction-to-Ambient	—	—	40	


IRFP460



Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{GS}=0V, I_D=250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.63	—	V/°C	Reference to $25^\circ\text{C}, I_D=1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.27	Ω	$V_{GS}=10V, I_D=12A$ ③
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS}=V_{GS}, I_D=250\mu A$
g_{fs}	Forward Transconductance	13	—	—	S	$V_{DS}=50V, I_D=12A$ ③
I_{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	$V_{DS}=500V, V_{GS}=0V$
		—	—	250		$V_{DS}=400V, V_{GS}=0V, T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS}=20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS}=-20V$
Q_g	Total Gate Charge	—	—	210	nC	$I_D=20A$
Q_{gs}	Gate-to-Source Charge	—	—	29		$V_{DS}=400V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	110		$V_{GS}=10V$ See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-On Delay Time	—	18	—	ns	$V_{DD}=250V$
t_r	Rise Time	—	59	—		$I_D=20A$
$t_{d(off)}$	Turn-Off Delay Time	—	110	—		$R_G=4.3\Omega$
t_f	Fall Time	—	58	—		$R_D=13\Omega$ See Figure 10 ④
L_D	Internal Drain Inductance	—	5.0	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact 
L_S	Internal Source Inductance	—	13	—		
C_{iss}	Input Capacitance	—	4200	—	pF	$V_{GS}=0V$
C_{oss}	Output Capacitance	—	870	—		$V_{DS}=25V$
C_{rss}	Reverse Transfer Capacitance	—	350	—		$f=1.0\text{MHz}$ See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	20	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	80		
V_{SD}	Diode Forward Voltage	—	—	1.8	V	$T_J=25^\circ\text{C}, I_S=20A, V_{GS}=0V$ ④
t_{rr}	Reverse Recovery Time	—	570	860	ns	$T_J=25^\circ\text{C}, I_F=20A$
Q_{rr}	Reverse Recovery Charge	—	5.7	8.6	μC	$di/dt=100A/\mu s$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ② $V_{DD}=50V$, starting $T_J=25^\circ\text{C}$, $L=4.3\text{mH}$, $R_G=25\Omega$, $I_{AS}=20A$ (See Figure 12)
- ③ $I_{SD}\leq 20A$, $di/dt\leq 160A/\mu s$, $V_{DD}\leq V_{(BR)DSS}$, $T_J\leq 150^\circ\text{C}$
- ④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics,
 $T_C=25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_C=150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
 Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing – See page 1511

Appendix C: Part Marking Information – See page 1517

Ultrafast Rectifier

Features

- Ultrafast Recovery Time
- Low Forward Voltage Drop
- Low Leakage Current
- 175°C Operating Junction Temperature

$$t_{rr} = 40\text{ns}$$

$$I_{F(AV)} = 30\text{Amp}$$

$$V_R = 300\text{V}$$

Description/ Applications

International Rectifier's 300V series are the state of the art Ultrafast recovery rectifiers designed with optimized performance of forward voltage drop and Ultrafast recovery time.

The planar structure and the platinum doped life time control guarantee the best overall performance, ruggedness and reliability characteristics.

These devices are intended for use in the output rectification stage of SMPS, UPS, DC-DC converters as well as freewheeling diodes in low voltage inverters and chopper motor drives.

Their extremely optimized stored charge and low recovery current minimize the switching losses and reduce over dissipation in the switching element and snubbers.

Absolute Maximum Ratings


Parameters		Max	Units
V_{RRM}	Repetitive Peak Reverse Voltage	300	V
$I_{F(AV)}$	Average Rectified Forward Current @ $T_C = 142^\circ\text{C}$	Per Leg	15
		Total Device	30
I_{FSM}	Non Repetitive Peak Surge Current @ $T_J = 25^\circ\text{C}$	Per Leg	140
T_J, T_{STG}	Operating Junction and Storage Temperatures	- 65 to 175	$^\circ\text{C}$

Case Styles

30CPH03



TO247



Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameters	Min	Typ	Max	Units	Test Conditions
V_{BR}, V_r Breakdown Voltage, Blocking Voltage	300	-	-	V	$I_R = 100\mu\text{A}$
V_F Forward Voltage	-	1.05	1.25	V	$I_F = 15\text{A}, T_J = 25^\circ\text{C}$
	-	0.85	1.00	V	$I_F = 15\text{A}, T_J = 125^\circ\text{C}$
I_R Reverse Leakage Current	-	0.05	40	μA	$V_R = V_R$ Rated
	-	12	400	μA	$T_J = 125^\circ\text{C}, V_R = V_R$ Rated
C_T Junction Capacitance	-	45	-	pF	$V_R = 300\text{V}$
L_S Series Inductance	-	8	-	nH	Measured lead to lead 5mm from package body

Dynamic Recovery Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameters	Min	Typ	Max	Units	Test Conditions
t_{rr} Reverse Recovery Time	-	-	40	ns	$I_F = 1.0\text{A}, di_F/dt = 50\text{A}/\mu\text{s}, V_R = 30\text{V}$
	-	32	-		$T_J = 25^\circ\text{C}$
	-	45	-		$T_J = 125^\circ\text{C}$
I_{RRM} Peak Recovery Current	-	2.4	-	A	$T_J = 25^\circ\text{C}$
	-	6.1	-		$T_J = 125^\circ\text{C}$
Q_{rr} Reverse Recovery Charge	-	38	-	nC	$T_J = 25^\circ\text{C}$
	-	137	-		$T_J = 125^\circ\text{C}$

$I_F = 15\text{A}$
 $di_F/dt = -200\text{A}/\mu\text{s}$
 $V_R = 200\text{V}$

Thermal - Mechanical Characteristics

Parameters	Min	Typ	Max	Units
T_J Max. Junction Temperature Range	-65	-	175	°C
T_{Stg} Max. Storage Temperature Range	-65	-	175	
R_{thJC} Thermal Resistance, Junction to Case Per Leg	-	0.9	2.0	°C/W
R_{thJA}^* Thermal Resistance, Junction to Ambient Per Leg	-	-	40	
R_{thCS}' Thermal Resistance, Case to Heatsink	-	0.4	-	
Wt Weight	-	6.0	-	g
	-	0.21	-	(oz)
Mounting Torque	6.0	-	12	Kg-cm
	5.0	-	10	lbf.in

- Typical Socket Mount
- Mounting Surface, Flat, Smooth and Greased




Fig. 9 - Reverse Recovery Parameter Test Circuit






Fig. 10 - Reverse Recovery Waveform and Definitions

Outline Table



Marking Information



TLP250

Transistor Inverter
 Inverter For Air Conditionor
 IGBT Gate Drive
 Power MOS FET Gate Drive


The TOSHIBA TLP250 consists of a GaAlAs light emitting diode and a integrated photodetector.
 This unit is 8-lead DIP package.
 TLP250 is suitable for gate driving circuit of IGBT or power MOS FET.

- Input threshold current: $I_F=5\text{mA}(\text{max.})$
- Supply current (I_{CC}): $11\text{mA}(\text{max.})$
- Supply voltage (V_{CC}): $10\sim 35\text{V}$
- Output current (I_O): $\pm 1.5\text{A}(\text{max.})$
- Switching time (t_{pLH}/t_{pHL}): $1.5\mu\text{s}(\text{max.})$
- Isolation voltage: $2500V_{\text{rms}}(\text{min.})$
- UL recognized: UL1577, file No.E67349
- Option (D4) type
 VDE approved: DIN VDE0884/06.92,certificate No.76823
 Maximum operating insulation voltage: $630V_{\text{PK}}$
 Highest permissible over voltage: $4000V_{\text{PK}}$


(Note) When a VDE0884 approved type is needed,
 please designate the "option (D4)"

- Creepage distance: $6.4\text{mm}(\text{min.})$
 Clearance: $6.4\text{mm}(\text{min.})$

Schematic




A $0.1\mu\text{F}$ bypass capacitor must be connected between pin 8 and 5 (See Note 5).



Weight: 0.54 g

Pin Configuration (top view)



- 1 : N.C.
- 2 : Anode
- 3 : Cathode
- 4 : N.C.
- 5 : GND
- 6 : V_O (Output)
- 7 : V_O
- 8 : V_{CC}

Truth Table

		Tr1	Tr2
Input LED	On	On	Off
	Off	Off	On

Absolute Maximum Ratings (Ta = 25°C)

Characteristic		Symbol	Rating	Unit	
LED	Forward current	I_F	20	mA	
	Forward current derating (Ta ≥ 70°C)	$\Delta I_F / \Delta Ta$	-0.36	mA / °C	
	Peak transient forward current (Note 1)	I_{FPT}	1	A	
	Reverse voltage	V_R	5	V	
	Junction temperature	T_J	125	°C	
Detector	"H"peak output current ($P_W \leq 2.5\mu s, f \leq 15kHz$) (Note 2)	I_{OPH}	-1.5	A	
	"L"peak output current ($P_W \leq 2.5\mu s, f \leq 15kHz$) (Note 2)	I_{OPL}	+1.5	A	
	Output voltage	V_O	(Ta ≤ 70°C)	35	V
			(Ta = 85°C)	24	
	Supply voltage	V_{CC}	(Ta ≤ 70°C)	35	V
			(Ta = 85°C)	24	
	Output voltage derating (Ta ≥ 70°C)	$\Delta V_O / \Delta Ta$	-0.73	V / °C	
	Supply voltage derating (Ta ≥ 70°C)	$\Delta V_{CC} / \Delta Ta$	-0.73	V / °C	
	Junction temperature	T_J	125	°C	
Operating frequency (Note 3)	f	25	kHz		
Operating temperature range	T_{opr}	-20~85	°C		
Storage temperature range	T_{stg}	-55~125	°C		
Lead soldering temperature (10 s)	T_{sol}	260	°C		
Isolation voltage (AC, 1 min., R.H. ≤ 60%) (Note 4)	BV_S	2500	Vrms		

(Note 1) Pulse width $P_W \leq 1\mu s$, 300pps

(Note 2) Exponential waveform

(Note 3) Exponential waveform, $I_{OPH} \leq -1.0A (\leq 2.5\mu s)$, $I_{OPL} \leq +1.0A (\leq 2.5\mu s)$

(Note 4) Device considered a two terminal device: Pins 1, 2, 3 and 4 shorted together, and pins 5, 6, 7 and 8 shorted together.

(Note 5) A ceramic capacitor(0.1μF) should be connected from pin 8 to pin 5 to stabilize the operation of the high gain linear amplifier. Failure to provide the bypassing may impair the switching property. The total lead length between capacitor and coupler should not exceed 1cm.

Recommended Operating Conditions

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Input current, on	$I_{F(ON)}$	7	8	10	mA
Input voltage, off	$V_{F(OFF)}$	0	—	0.8	V
Supply voltage	V_{CC}	15	—	30 20	V
Peak output current	I_{OPH}/I_{OPL}	—	—	±0.5	A
Operating temperature	T_{opr}	-20	25	70 85	°C

Electrical Characteristics (Ta = -20~70°C, unless otherwise specified)






Characteristic		Symbol	Test Circuit	Test Condition	Min.	Typ.*	Max.	Unit
Input forward voltage		V _F	—	I _F = 10 mA, Ta = 25°C		1.6	1.8	V
Temperature coefficient of forward voltage		ΔV _F / ΔTa	—	I _F = 10 mA	—	-2.0	—	mV / °C
Input reverse current		I _R	—	V _R = 5V, Ta = 25°C		—	10	μA
Input capacitance		C _T	—	V = 0, f = 1MHz, Ta = 25°C	—	45	250	pF
Output current	"H" level	I _{OPH}	3	V _{CC} = 30V (*1)	I _F = 10 mA V _{B-6} = 4V	-0.5	-1.5	—
	"L" level	I _{OPL}	2		I _F = 0 V _{B-5} = 2.5V	0.5	2	—
Output voltage	"H" level	V _{OH}	4	V _{CC1} = +15V, V _{EE1} = -15V R _L = 200Ω, I _F = 5mA	11	12.8	—	V
	"L" level	V _{OL}	5	V _{CC1} = +15V, V _{EE1} = -15V R _L = 200Ω, V _F = 0.8V	—	-14.2	-12.5	
Supply current	"H" level	I _{OCH}	—	V _{CC} = 30V, I _F = 10mA Ta = 25°C	—	7	—	mA
				V _{CC} = 30V, I _F = 10mA	—	—	11	
	"L" level	I _{OCL}	—	V _{CC} = 30V, I _F = 0mA Ta = 25°C	—	7.5	—	
				V _{CC} = 30V, I _F = 0mA	—	—	11	
Threshold input current	"Output L→H"	I _{FLH}	—	V _{CC1} = +15V, V _{EE1} = -15V R _L = 200Ω, V _O > 0V	—	1.2	5	mA
Threshold input voltage	"Output H→L"	I _{FHL}	—	V _{CC1} = +15V, V _{EE1} = -15V R _L = 200Ω, V _O < 0V	0.8	—	—	V
Supply voltage		V _{CC}	—		10	—	35	V
Capacitance (input-output)		C _S	—	V _S = 0, f = 1MHz Ta = 25°C	—	1.0	2.0	pF
Resistance(input-output)		R _S	—	V _S = 500V, Ta = 25°C R.H. ≤ 80%	1×10 ¹²	10 ¹⁴	—	Ω

* All typical values are at Ta = 25°C (*1): Duration of I_O time ≤ 50μs

Switching Characteristics (Ta = -20~70°C, unless otherwise specified)

Characteristic		Symbol	Test Circuit	Test Condition	Min.	Typ.*	Max.	Unit
Propagation delay time	L→H	t _{PLH}	6	I _F = 8mA V _{CC1} = +15V, V _{EE1} = -15V R _L = 200Ω	—	0.15	0.5	μs
	H→L	t _{PHL}			—	0.15	0.5	
Output rise time		t _r			—	—	—	
Output fall time		t _f			—	—	—	
Common mode transient immunity at high level output		C _{MH}	7	V _{CM} = 600V, I _F = 8mA V _{CC} = 30V, Ta = 25°C	-5000	—	—	V / μs
Common mode transient immunity at low level output		C _{ML}	7	V _{CM} = 600V, I _F = 0mA V _{CC} = 30V, Ta = 25°C	5000	—	—	V / μs

* All typical values are at Ta = 25°C





dsPIC30F2010

28-pin dsPIC30F2010 Enhanced Flash 16-bit Digital Signal Controller

Note: This data sheet summarizes features of this group of dsPIC30F devices and is not intended to be a complete reference source. For more information on the CPU, peripherals, register descriptions and general device functionality, refer to the *dsPIC30F Family Reference Manual* (DS70046). For more information on the device instruction set and programming, refer to the *dsPIC30F Programmer's Reference Manual* (DS70030).

High-Performance Modified RISC CPU:

- Modified Harvard architecture
- C compiler optimized instruction set architecture
- 84 base instructions with flexible addressing modes
- 24-bit wide instructions, 16-bit wide data path
- 12 Kbytes on-chip Flash program space
- 512 bytes on-chip data RAM
- 1 Kbyte non-volatile data EEPROM
- 16 x 16-bit working register array
- Up to 30 MIPs operation:
 - DC to 40 MHz external clock input
 - 4 MHz-10 MHz oscillator input with PLL active (4x, 8x, 16x)
- 27 interrupt sources
- Three external interrupt sources
- 8 user selectable priority levels for each interrupt
- 4 processor exceptions and software traps

DSP Engine Features:

- Modulo and Bit-Reversed modes
- Two, 40-bit wide accumulators with optional saturation logic
- 17-bit x 17-bit single cycle hardware fractional/integer multiplier
- Single cycle Multiply-Accumulate (MAC) operation
- 40-stage Barrel Shifter
- Dual data fetch

Peripheral Features:

- High current sink/source I/O pins: 25 mA/25 mA
- Three 16-bit timers/counters; optionally pair up 16-bit timers into 32-bit timer modules
- Four 16-bit Capture input functions
- Two 16-bit Compare/PWM output functions
 - Dual Compare mode available
- 3-wire SPI™ modules (supports 4 Frame modes)
- I²C™ module supports Multi-Master/Slave mode and 7-bit/10-bit addressing
- Addressable UART modules with FIFO buffers

Motor Control PWM Module Features:

- 6 PWM output channels
 - Complementary or Independent Output modes
 - Edge and Center Aligned modes
- 4 duty cycle generators
- Dedicated time base with 4 modes
- Programmable output polarity
- Dead time control for Complementary mode
- Manual output control
- Trigger for synchronized A/D conversions

Quadrature Encoder Interface Module Features:

- Phase A, Phase B and Index Pulse input
- 16-bit up/down position counter
- Count direction status
- Position Measurement (x2 and x4) mode
- Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- Interrupt on position counter rollover/underflow

Analog Features:

- 10-bit Analog-to-Digital Converter (A/D) with:
 - 500 Ksps (for 10-bit A/D) conversion rate
 - Six input channels
 - Conversion available during Sleep and Idle
- Programmable Brown-out Detection and Reset generation

dsPIC30F2010

Special Microcontroller Features:

- Enhanced Flash program memory:
 - 10,000 erase/write cycle (min.) for industrial temperature range, 100K (typical)
- Data EEPROM memory:
 - 100,000 erase/write cycle (min.) for industrial temperature range, 1M (typical)
- Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with on-chip low power RC oscillator for reliable operation
- Fail-Safe clock monitor operation

- Detects clock failure and switches to on-chip low power RC oscillator
- Programmable code protection
- In-Circuit Serial Programming™ (ICSP™)
- Selectable Power Management modes
 - Sleep, Idle and Alternate Clock modes

CMOS Technology:


- Low power, high speed Flash technology
- Wide operating voltage range (2.5V to 5.5V)
- Industrial and Extended temperature ranges
- Low power consumption

dsPIC30F Motor Control and Power Conversion Family*

Device	Pins	Program Mem. Bytes/Instructions	SRAM Bytes	EEPROM Bytes	Timer 16-bit	Input Cap	Output Comp/Std PWM	Motor Control PWM	A/D 10-bit 500 Ksps	Quad Enc	UART	SPI™	IC™	CAN
dsPIC30F2010	28	12K/4K	512	1024	3	4	2	6 ch	6 ch	Yes	1	1	1	-
dsPIC30F3010	28	24K/8K	1024	1024	5	4	2	6 ch	6 ch	Yes	1	1	1	-
dsPIC30F4012	28	48K/16K	2048	1024	5	4	2	6 ch	6 ch	Yes	1	1	1	1
dsPIC30F3011	40/44	24K/8K	1024	1024	5	4	4	6 ch	9 ch	Yes	2	1	1	-
dsPIC30F4011	40/44	48K/16K	2048	1024	5	4	4	6 ch	9 ch	Yes	2	1	1	1
dsPIC30F5015	64	66K/22K	2048	1024	5	4	4	8 ch	16 ch	Yes	1	2	1	1
dsPIC30F6010	80	144K/48K	8192	4096	5	8	8	8 ch	16 ch	Yes	2	2	1	2


* This table provides a summary of the dsPIC30F2010 peripheral features. Other available devices in the dsPIC30F Motor Control and Power Conversion Family are shown for feature comparison.

Pin Diagrams



dsPIC30F2010

FIGURE 1-1: dsPIC30F2010 BLOCK DIAGRAM



dsPIC30F2010

Table 1-1 provides a brief description of device I/O pinouts and the functions that may be multiplexed to a port pin. Multiple functions may exist on one port pin. When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction of the port pin.

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	Description
AN0-AN5	I	Analog	Analog input channels.
AVdd	P	P	Positive supply for analog module.
AVss	P	P	Ground reference for analog module.
CLKI CLKO	I O	ST/CMOS —	External clock source input. Always associated with OSC1 pin function. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
CN0-CN7	I	ST	Input change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
EMUD EMUC EMUD1 EMUC1 EMUD2 EMUC2 EMUD3 EMUC3	I/O I/O I/O I/O I/O I/O I/O I/O	ST ST ST ST ST ST ST ST	ICD Primary Communication Channel data input/output pin. ICD Primary Communication Channel clock input/output pin. ICD Secondary Communication Channel data input/output pin. ICD Secondary Communication Channel clock input/output pin. ICD Tertiary Communication Channel data input/output pin. ICD Tertiary Communication Channel clock input/output pin. ICD Quaternary Communication Channel data input/output pin. ICD Quaternary Communication Channel clock input/output pin.
IC1, IC2, IC7, IC8	I	ST	Capture inputs. The dsPIC30F2010 has 4 capture inputs. The inputs are numbered for consistency with the inputs on larger device variants.
INDX QEA QEB	I I I	ST ST ST	Quadrature Encoder Index Pulse input. Quadrature Encoder Phase A input in QE1 mode. Auxiliary Timer External Clock/Gate input in Timer mode. Quadrature Encoder Phase A input in QE1 mode. Auxiliary Timer External Clock/Gate input in Timer mode.
INT0 INT1 INT2	I I I	ST ST ST	External interrupt 0 External interrupt 1 External interrupt 2
FLTA PWM1L PWM1H PWM2L PWM2H PWM3L PWM3H	I O O O O O O	ST — — — — — —	PWM Fault A input PWM 1 Low output PWM 1 High output PWM 2 Low output PWM 2 High output PWM 3 Low output PWM 3 High output
MCLR	VP	ST	Master Clear (Reset) input or programming voltage input. This pin is an active low Reset to the device.
OCFA OC1-OC2	I O	ST —	Compare Fault A input (for Compare channels 1, 2, 3 and 4). Compare outputs.
OSC1 OSC2	I I/O	ST/CMOS —	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.

Legend: CMOS =CMOS compatible input or output Analog= Analog input
 ST =Schmitt Trigger input with CMOS levels O= Output
 I =Input P = Power

dsPIC30F2010

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description
PGD	I/O	ST	In-Circuit Serial Programming data input/output pin.
PGC	I	ST	In-Circuit Serial Programming clock input pin.
RB0-RB5	I/O	ST	PORTB is a bidirectional I/O port.
RC13-RC14	I/O	ST	PORTC is a bidirectional I/O port.
RD0-RD1	I/O	ST	PORTD is a bidirectional I/O port.
RE0-RE5, RE8	I/O	ST	PORTE is a bidirectional I/O port.
RF2, RF3	I/O	ST	PORTF is a bidirectional I/O port.
SCK1	I/O	ST	Synchronous serial clock input/output for SPI™ #1.
SDI1	I	ST	SPI #1 Data In.
SDO1	O	—	SPI #1 Data Out.
SS1	I	ST	SPI #1 Slave Synchronization.
SCL	I/O	ST	Synchronous serial clock input/output for I ² C.
SDA	I/O	ST	Synchronous serial data input/output for I ² C.
SOSCO	O	—	32 kHz low power oscillator crystal output.
SOSCI	I	ST/CMOS	32 kHz low power oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
T1CK	I	ST	Timer1 external clock input.
T2CK	I	ST	Timer2 external clock input.
U1RX	I	ST	UART1 Receive.
U1TX	O	—	UART1 Transmit.
U1ARX	I	ST	UART1 Alternate Receive.
U1ATX	O	—	UART1 Alternate Transmit.
V _{DD}	P	—	Positive supply for logic and I/O pins.
V _{SS}	P	—	Ground reference for logic and I/O pins.
VREF+	I	Analog	Analog Voltage Reference (High) input.
VREF-	I	Analog	Analog Voltage Reference (Low) input.

Legend: CMOS =CMOS compatible input or output Analog= Analog input
 ST =Schmitt Trigger input with CMOS levels O= Output
 I =Input P = Power

IR2110(s)/IR2113(s) & (PbF)

HIGH AND LOW SIDE DRIVER

Features

- Floating channel designed for bootstrap operation
Fully operational to +500V or +600V
Tolerant to negative transient voltage
dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout for both channels
- 3.3V logic compatible
Separate logic supply range from 3.3V to 20V
Logic and power ground $\pm 5V$ offset
- CMOS Schmitt-triggered inputs with pull-down
- Cycle by cycle edge-triggered shutdown logic
- Matched propagation delay for both channels
- Outputs in phase with inputs
- Also available LEAD-FREE


Description

The IR2110/IR2113 are high voltage, high speed power MOSFET and IGBT drivers with independent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 500 or 600 volts.


Product Summary

V_{OFFSET} (IR2110)	500V max.
(IR2113)	600V max.
$I_{\text{O+/-}}$	2A / 2A
V_{OUT}	10 - 20V
$t_{\text{on/off}}$ (typ.)	120 & 94 ns
Delay Matching (IR2110)	10 ns max.
(IR2113)	20ns max.

Packages



Typical Connection



(Refer to Lead Assignments for correct pin configuration). This/These diagram(s) show electrical connections only. Please refer to our Application Notes and DesignTips for proper circuit board layout.

IR2110(s)/IR2113(S) & (PbF)

International
IGOR Rectifier

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 28 through 35.

Symbol	Definition	Min.	Max.	Units	
V _B	High side floating supply voltage (IR2110)	-0.3	525	V	
	(IR2113)	-0.3	625		
V _S	High side floating supply offset voltage	V _B - 25	V _B + 0.3		
V _{HO}	High side floating output voltage	V _S - 0.3	V _B + 0.3		
V _{CC}	Low side fixed supply voltage	-0.3	25		
V _{LO}	Low side output voltage	-0.3	V _{CC} + 0.3		
V _{DD}	Logic supply voltage	-0.3	V _{SS} + 25		
V _{SS}	Logic supply offset voltage	V _{CC} - 25	V _{CC} + 0.3		
V _{IN}	Logic input voltage (HIN, LIN & SD)	V _{SS} - 0.3	V _{DD} + 0.3		
dV _e /dt	Allowable offset supply voltage transient (figure 2)	—	50		V/ns
P _D	Package power dissipation @ T _A ≤ +25°C	(14 lead DIP)	—	1.6	W
		(16 lead SOIC)	—	1.25	
R _{THJA}	Thermal resistance, junction to ambient	(14 lead DIP)	—	75	°C/W
		(16 lead SOIC)	—	100	
T _J	Junction temperature	—	150	°C	
T _S	Storage temperature	-55	150		
T _L	Lead temperature (soldering, 10 seconds)	—	300		

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V_S and V_{SS} offset ratings are tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in figures 36 and 37.

Symbol	Definition	Min.	Max.	Units
V _B	High side floating supply absolute voltage	V _S + 10	V _S + 20	V
V _S	High side floating supply offset voltage (IR2110)	Note 1	500	
	(IR2113)	Note 1	600	
V _{HO}	High side floating output voltage	V _S	V _B	
V _{CC}	Low side fixed supply voltage	10	20	
V _{LO}	Low side output voltage	0	V _{CC}	
V _{DD}	Logic supply voltage	V _{SS} + 3	V _{SS} + 20	
V _{SS}	Logic supply offset voltage	-5 (Note 2)	5	
V _{IN}	Logic input voltage (HIN, LIN & SD)	V _{SS}	V _{DD}	
T _A	Ambient temperature	-40	125	

Note 1: Logic operational for V_S of -4 to +500V. Logic state held for V_S of -4V to -V_{BS}. (Please refer to the Design Tip DT97-3 for more details).

Note 2: When V_{DD} < 5V, the minimum V_{SS} offset is limited to -V_{DD}.

Dynamic Electrical Characteristics

V_{BIAS} (V_{CC} , V_{BS} , V_{DD}) = 15V, C_L = 1000 pF, T_A = 25°C and V_{SS} = COM unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.

Symbol	Definition	Figure	Min.	Typ.	Max.	Units	Test Conditions
t_{on}	Turn-on propagation delay	7	—	120	150	ns	$V_S = 0V$
t_{off}	Turn-off propagation delay	8	—	94	125		$V_S = 500V/600V$
t_{sd}	Shutdown propagation delay	9	—	110	140		$V_S = 500V/600V$
t_r	Turn-on rise time	10	—	25	35		
t_f	Turn-off fall time	11	—	17	25		
MT	Delay matching, HS & LS turn-on/off	(IR2110) (IR2113)	—	—	—		10 20

Static Electrical Characteristics


V_{BIAS} (V_{CC} , V_{BS} , V_{DD}) = 15V, T_A = 25°C and V_{SS} = COM unless otherwise specified. The V_{IH} , V_{TH} and I_{IN} parameters are referenced to V_{SS} and are applicable to all three logic input leads: HIN, LIN and SD. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Definition	Figure	Min.	Typ.	Max.	Units	Test Conditions
V_{IH}	Logic "1" input voltage	12	8.5	—	—	V	
V_{IL}	Logic "0" input voltage	13	—	—	6.0		
V_{OH}	High level output voltage, $V_{BIAS} - V_O$	14	—	—	1.2		$I_O = 0A$
V_{OL}	Low level output voltage, V_O	15	—	—	0.1		$I_O = 0A$
I_{LK}	Offset supply leakage current	16	—	—	50	μA	$V_B = V_S = 500V/600V$
I_{QBS}	Quiescent V_{BS} supply current	17	—	125	230		$V_{IN} = 0V$ or V_{DD}
I_{QCC}	Quiescent V_{CC} supply current	18	—	180	340		$V_{IN} = 0V$ or V_{DD}
I_{QDD}	Quiescent V_{DD} supply current	19	—	15	30		$V_{IN} = 0V$ or V_{DD}
I_{IN+}	Logic "1" input bias current	20	—	20	40		$V_{IN} = V_{DD}$
I_{IN-}	Logic "0" input bias current	21	—	—	1.0	$V_{IN} = 0V$	
V_{BSUV+}	V_{BS} supply undervoltage positive going threshold	22	7.5	8.6	9.7	V	
V_{BSUV-}	V_{BS} supply undervoltage negative going threshold	23	7.0	8.2	9.4		
V_{CCUV+}	V_{CC} supply undervoltage positive going threshold	24	7.4	8.5	9.6		
V_{CCUV-}	V_{CC} supply undervoltage negative going threshold	25	7.0	8.2	9.4		
I_{O+}	Output high short circuit pulsed current	26	2.0	2.5	—	A	$V_O = 0V$, $V_{IN} = V_{DD}$ $PW \leq 10 \mu s$
I_{O-}	Output low short circuit pulsed current	27	2.0	2.5	—		$V_O = 15V$, $V_{IN} = 0V$ $PW \leq 10 \mu s$

IR2110(S)/IR2113(S) & (PbF)

International
IGR Rectifier

Functional Block Diagram



Lead Definitions

Symbol	Description
VDD	Logic supply
HIN	Logic input for high side gate driver output (HO), in phase
SD	Logic input for shutdown
LIN	Logic input for low side gate driver output (LO), in phase
VSS	Logic ground
VB	High side floating supply
HO	High side gate drive output
VS	High side floating supply return
VCC	Low side supply
LO	Low side gate drive output
COM	Low side return

Lead Assignments

<p>14 Lead PDIP</p>	<p>16 Lead SOIC (Wide Body)</p>
IR2110/IR2113	IR2110S/IR2113S

IR2110(S)/IR2113(S) & (PbF)




Figure 1. Input/Output Timing Diagram




Figure 2. Floating Supply Voltage Transient Test Circuit




Figure 3. Switching Time Test Circuit




Figure 4. Switching Time Waveform Definition




Figure 5. Shutdown Waveform Definitions




Figure 6. Delay Matching Waveform Definitions

Case Outlines

